


wire [7:0] A,B,Y; wire sel;	_
assign $Y = (sel == 1'b1)?A+B:A;$	

signal	file	line
A[7:0]	design1.v	50
B[7:0]	design1.v	60
Y[7:0]	design1.v	70
sel	design1.v	65

FIG. 2C







FIG. 4B

Module xxx Area: 10000 Max Delay 10.5


to	delay
block2/regb	9.4
block2/regc	5.6
	10.4
	block2/regb

FIG. 4C

FIG. 4D



```
always @(A or B or C or D) begin
if (D==1'b0) begin
Y=A + B;
end
else begin
Y=A + C;
end
end
```







FIG. 5C

FIG. 5D

Signal	arrival	
Α	3.5	
В	2.6	
C	2.8	
D	2.0	
Y	9.6	

		
Signal	arrival	
Α	3.5	
В	2.6	İ
C	2.8	- 1
D	4.0	
Y	9.6	







FIG. 6C

FIG. 6D

		_
Signal	arrival	
Α	3.5	
В	2.6	
C	2.8	
D	2.0	j
Y	8.9	

Signal	arrival	
Α.	3.5	
В	2.6	
C	2.8	
D	4.0	
Y	10.1	






FIG. 9





FIG. 10






FIG. 11B

